denotes the cartesian product whose element M is a n-dimensional line vector (M l5 As we shall deal with the binary case in this paper, h is defined as a mapping to {0, 1} J
Introduction
We normally classify switching circuits as either synchronous or asynchronous depending on whether or not the signals in the circuit are synchronized with some source of fundamental frequency (or clock) which regulates the entire circuit. It is possible to predict the state of a synchronous circuit for any given clock signal if one knows the initial state of the circuit and its logical characteristics. However from knowledge of the logical characteristics of the circuit alone, it is impossible in an asynchronous circuit to predict the next state from the present one. The state may also depend upon the relative speeds of some of the logical elements which comprise the circuit. One of the main objectives of asynchronous theory is to describe the properties of circuits in which their ultimate behavior does not depend on the relative speeds of their elements.
The semimodular circuit theory introduced by D. E. Muller and W. S. Bartkey had the purpose of developing the techniques for designing asynchronous circuits [1, 2, 3] . In a series of papers [4, 5, 6] , it was reorganized as a theory of H-dimensional space of lattice points. In this theory a state of a circuit is specified by a n-tuple z = (z l5 ..., z n ), Zje{0, l,...,p}, and from a sequence of states Thus, if the circuits C is semimodular, C determines a pair (F, /i) where Fis a semimodular lattice and h is a mapping of V into the n-dimensional cube, and conversely this (V, /?) completely determines the circuit. However, if a pair (F, h) is given arbitrarily, it does not always determine a circuit. To surmount this difficulty, we have to resort to a so called "digital extension" (F e , h e ) of (F, h) so that (F e , h e ) determines a circuit. Such construction is called "synthesis procedure" [3] . Synthesis procedure for distributive charts was formerly treated in [3, 8] , and that for semimodular charts was first treated in [9] . The purpose of this paper is to describe a simpler synthesis procedure than that of [8] for distributive charts by using the approach which was left incomplete in [3] . We shall briefly discuss on this point at the beginning of Chapter II. This paper is based on an extensive examination of a finite dimensional lattice point space, especially of its recurrence property. To make the paper easy and self-contained, semimodular state chart theory is briefly reviewed with intuitive examples, and discussions are limited on binary state charts because the binary case is most practical and other p-ary cases, p^3, may be seen from analogies. Subsequent to the original publication of the semimodular theory, there have been considered some mathematical models to evaluate parallelism of computations. The connection of them have been investigated in [15] [16] [17] [18] . This paper treats the distributive case; the subsequent paper will treat the semimodular case.
Chapter I. The State Chart
In this chapter, we shall briefly refer to the symbols, definitions and theorems of semimodular state charts theory with a few new counter examples. For more detailed results, the reader should refer to [1, 2] or [4, 5, 6] . § 1. The Similarity Relation Definition 1.1. We denote the set of all non-negative integers i.e., {0, 1, 2,...} by W. J denotes a finite set of indices, usually J = {1, 2,..., n} 9 9 two points M and N are called similar, written as M~N. The similarity relation is an equivalence relation in V. The equivalence classes with the similarity relation are called the similarity classes in (V, ft), written as (F, ft)/~. We write T^S for similarity classes Tand S if M^N holds for some M e Tand NeS.
The set F M tells us the order of signal changes from the state ft(M) of a circuit. Therefore, if (F, H) represents the order of signal changes of a real circuit, Proof. The former part is proved by taking covering points from M to N in Tone after another. The latter part is a consequence of 1.9.
Corollary L14. Let (V, h) be a state chart, M and N be points in V such that M^N and Z be a cycle in Z(M). Then Z = a(l)X(l) + • • • + a(m)X(m) for the cycles X(j) of Z(N) and a(j) e W.

Theorem 1.15. Let (V, h) be a state chart and T, S be similarity classes such that T^S and S&T. Then Z(T) = Z(S) holds.
Proof. Let Z(S) = {X(l),..., X(n)} and Z(T) = {7(1),..., 7(ro)}. Since
for nonnegative integer a's. Similarly,
Assigning (2) to (1) and rearranging,
Similarly by assigning (1) to (2), we have
Let us consider a fixed node i. There exists k such that a(i, fc)^0. Proof. This follows from 1.11. The digitalness is a necessary and sufficient condition for a semimodular state chart (F, h) to represent the order of signal changes of a real circuit. When a non-digital state chart (F, h) is given to be realized, we shall try to find a "digital extension" of (F, h) by adding some new nodes and construct a real circuit from the digital extension. Then we ignore the added new nodes and pay attention only to the ordinary nodes, whose signal changes coincide with those specified by (F, h). Finding a digital extension is the synthesis problem. (An algorithm to construct a real circuit from a digital extension is described in [12, 13] .)
Proof. Let X and 7 be different cycles of a similarity class T, and let The dimension of a state chart corresponds to the number of elements contained in a circuit. When some new elements are added to the circuit, then we obtain a higher dimensional state chart than the first one. Thus, if a given state chart is not digital, then we may try to find a higher dimensional digital state chart of which restriction coincides with the given one. This situation is expressed as follows. Proof. This follows from 1.26.
Synthesis procedures are procedures to construct digital extensions of given state charts. A given state chart is, so to speak, an original plan or an outline of a circuit and a digital extension of it is a complete specification for a logical design of the circuit. § 5. The v-Similarity Relation Definition 1.28, Let (F, h) be a state chart and M, N be points in F. We write M~N, read v-similar, ifM~N~MvN.
If (F, h) is digital or distributive then ~ and ~ are equal.
Lemma 1.29* Let (F, h) be an orthogonal state chart, then the v-similarity relation is an equivalence relation.
Proof. This follows from 1.13 and 1.15. By 1.22, the v-similarity relation in a finite state chart is an equivalence relation. The orthogonality is essential in the previous lemma. To see this, 
) = J-VQ(q). § 6. ^-Extension and Digital Extension
In this section, we shall review some of the results of [8] . The ^-extension defined in this section is, so to speak, an extension between a given state chart and a digital extension of it. Definition 1.31. Let (V, h} be a finite state chart and (T(a)}, a=l,..., m, be the ^-similarity classes. Taking two ^-similarity classes T Let P = (2, 0), P* = (0, 2) and Z = (2, 2) then fc of the lemma is any integer not less than 3.
(a), T(/?), we write h(T(u)) = h(T(fS)) if h(M) = h(N) for any points Me T(a) and NeT(0), furthermore if M~N then T(a)~T(J}). Let K be the set of unordered pairs (T(a), T(JI)) where T(a) and T(JS) are both ^-similarity classes such that /i(T(a)) = h(T(ff)) but T(oO~T(£) does not hold: X = {(r(a), T(ft)\ fc(T(a)) = h(T(/?)) but T(a)^T(jS)}. The set K is the synthetic class of (V, h) and the elements of
Chapter II. Synthesis of Distributive Charts
In this chapter, we shall present a synthesis procedure for distributive charts. Synthesis procedures are those to construct digital extensions of given state charts. If digital extensions of given state charts are obtained, then circuits which are specified by the state charts can be designed using a set of fundamental logic elements. The reader who wants to know more about this should refer to [12] or [13] . The synthesis problem was first dealt with in [3] , however, it was left incomplete. A complete procedure for distributive charts was first given in [8] . Briefly speaking, the work required for constructing a digital extension using the procedure of this chapter is proportional to the dimension number n of (F, /?) but that used in [8] is proportional to the second power of n. One of the differences between them is that [8] studies the grounds of (F, h) in all the two dimensional spaces, while, the present one studies the grounds of (F, h) in the spaces spanned by cycles. The latter approach was the one that [3] tried and left incomplete. The section 1 gives a fundamental relation between (F, h) and the grounds of (F, /?) in the spaces spanned by cycles. 
in (F, h)\Q(q) where L is the minimum point with respect to the cycle Z(q).
Proof. Let Z and Q stand for Z(q) and Q(q), respectively. It is no loss of generality that we assume J={1,..., r,..., n} and Q = {r+l 3 
Then the number of the equivalence classes of (V, h)\Q with respect to ~ is finite.
Proof. This follows from 2.5 and 2.4. § 2. g-Extension
In this section, ^-similar (a finer relation than the ^-similar) is defined and the problem of finding digital extensions is reduced to the problem of finding q -extension. 
(q)^Q for an integer q, (A vB)\ Q(q)^A \ Q(q) and therefore A\Q(q)£t*, then A ^L(q) and Z(q) E Z(A).
Similarly we may prove A v B~B and therefore A~B is proved.
Definition 2.9. Let (F, h) be a finite distributive chart with nodes J and let Q(q) be the nodes in 2.1 for ge{0, 1,..., m}. A digital extension (fa, /j<Q of (F, h) | Q(g) is called a ^-extension of ((F, /z) | Q(q)) when it satisfies the following condition:
( 
Proof. Every property follows immediately from the definition. § 4, Construction of g-Extension
As a consequence of Theorem 2.10 we have only to find a procedure for getting a ^-extension of (F, h) \ Q(q) for each q e {0, 1,..., m} in order to find a digital extension of (F, h) We first construct a special type of extension (F (l) , ft*')) for each i e later the amalgamation of them is proved to be a ^-extension. This completes the construction of a g-extension of (V q , ft*) for g^O.
Now we shall construct a ^-extension for g = 0. This completes the specification of the procedure for constructing a digital extension of a binary finite distributive chart.
The sequence of steps in this procedure goes as follows.
(1) Find the cycles Z(l),..., Z(m) of (F, /?) and construct the grounds (F«, fc«) = (7, h) | Q(q) for all q e {0 5 1,..., m}.
(2) Construct the extension of (V^\ h (i ->) of (V q , A*) with respect to i for each z e J. 
